

FIG. 2 (Prior Art)




FIG. 3 (Prior Art)




FIG. 4 (Prior Art)




FIG. 5 (Prior Art)




FIG. 6




FIG. 7

160




FIG. 8





FIG. 9



Binary Sequence A2 A1 A0	# of Bit Transitions	Gray Code A'2 A'1 A'0	# of Bit Transitions
0 0 0		0 0 0	
0 0 1	1	0 0 1	1
0 1 0	2	0 1 1	1
0 1 1	1	0 1 0	1
1 0 0	3	1 1 0	1
1 0 1	1	1 1 1	1
1 1 0	2	1 0 1	1
1 1 1	1	1 0 0	1
0 0 0	3	0 0 0	1

FIG. 11

	312 Experimental Condition	314 Row Location for Charge Gain Failure	316 Quantity Failed
322	Ascending Binary	Row 0, Sector 0	1/90 Units (1 bit failed)
324	Descending Binary	Row 511, Sector 31	2/90 Units (1 bit failed)
326	Descending Binary with A15 Grounded.	Row 495, Sector 31	4/90 Units (1 bit failed)
328	Descending Binary with A14 Grounded.	Row 503, Sector 31	2/90 Units (1 bit failed)
330	Gray Code	No Failure	No Failure

FIG. 12




FIG. 13




FIG. 14